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Abstract — For the first time, thousands of RF MOSFETs were 
batch-fabricated on liquid-exfoliated MoS2 below 300 °C with 
nearly 100% yield. The large-scale fabrication with high yield al-
lowed the average performance instead of the best performance to 
be reported. The DC performance of these devices were typical, 
but the RF performance, enabled by buried gates and on the order 
of 100 MHz, was reported for the first time for liquid-exfoliated 
MoS2. To resolve the dilemma of thin vs. thick films, gate recess 
was used on 20-nm thick films to improve the gate control while 
keeping the contact resistance lower than that on 10-nm films. 
These innovations may enable thin-film transistors to operate in 
the microwave range. 
Index Terms — Electrochemical process, CMOS process, 
MOSFET, semiconductor device manufacture, semiconductor 
nanostructures, thin film transistors, wafer scale integration. 
I. INTRODUCTION 
Two-dimensional atomic-layered materials such as 2H-MoS2 
have high charge carrier mobility without epitaxy requirement. 
They are therefore promising materials for thin-film transistors 
to operate in the microwave range, well beyond that of current-
generation InGaZnO devices. To date, most MoS2 transistors 
have been individually crafted by direct-write electron-beam li-
thography on micrometer-size flakes mechanically exfoliated 
from bulk crystals. Recently, scores of MOSFETs and small-
scale integrated circuits were fabricated on large-area MoS2 
synthesized by chemical vapor deposition [2]. However, the 
process required a thermal budget on the order of 1000 °C, 
which is incompatible with typical thin-film processes.  
By contrast, liquid-exfoliated and dispensed MoS2 can be ap-
plied near room temperature, in large area, and at low cost, mak-
ing it attractive for thin-film processes. Over the past decade, 
there have been many attempts to demonstrate MOSFETs on 
liquid-exfoliated MoS2 as listed in Table 1. However, they typ-
ically exhibited either high performance on thin film with low 
coverage, or low performance on thick film with high coverage. 
Additionally, they used either the entire substrate or an ion liq-
uid as the gate electrode, rendering them inoperable at radio fre-
quencies. To resolve the dilemma of thin vs. thick films, we re-
cessed the gate following the established practice on compound 
semiconductors [9] and recent attempts on black phosphorous 
[10], [11]. To enable RF operation, we fabricated submicron 
buried gates with low parasitic inductance and capacitance. 
These innovations are described in the following. 
II. DEVICE FABRICATION 
Thousands of MoS2 MOSFETs were batch-processed 
through three major steps: (A) formation of buried gates, (B) 
spin-coating of MoS2, and (C) definition of active and contact 
regions. To facilitate the gate-recess experiment, although step 
A was carried out on a 200-mm Si wafer, the wafer was subse-
quently diced into 25 mm × 15 mm chips before steps B and C. 
A one-mask photolithography process was used to form Al 
gates buried in SiO2, before deposition of gate oxide and MoS2 
(Fig. 1). This way, gate oxide could be deposited at relatively 
high temperature without damaging MoS2. To this end, state-
of-the-art CMOS processes are capable of not only submicron 
gate and high-quality gate oxide, but also flat surface through 
chemo-mechanical polishing to ensure smooth dispense of 
MoS2. Specifically, the back-end-of-line process of the SG13S 
foundry process by IHP Microelectronics with a thermal budget 
of 450 °C was chosen. Using a 200-mm high-resistivity (10 
kΩ∙cm) Si wafer, approximately sixty 25 mm × 15 mm chips 
were fabricated, with each chip containing approximately 1500 
RF-probable MOSFETs. Each MOSFET has two buried gates 
with a total gate width of approximately 10 μm. The source-
gate spacing, gate length, and gate-drain spacing were approxi-
mately 0.4 μm, 0.6 μm, and 0.4 μm, respectively. The gate 
Table 1. MOSFETs Fabricated on Liquid-Exfoliated MoS2 
Year 
MoS2 Flake FET Channel 
Cover-
age 
Gate 
Mobil-
ity 
cm2/Vs 
On/Off 
Ratio 
Ref. Thick. 
nm 
Length 
μm 
Thick. 
nm 
Length 
μm 
2011 10 1 100 1 Low Subs. 0.1 10 [3] 
2011 1 1 1 1 Low Subs. 0.001 --- [4] 
2013 10 10 10 1 Low Ion 1 100 [5] 
2014 1 10 1 10 Low Subs. 1 106 [6] 
2014 10 0.1 100 10 High Subs. 10−5 10 [7] 
2017 10 1 1000 100 High Ion 0.1 100 [8] 
Pre-
sent 
10 1 10 1 High Buried 0.01 10 
This 
Work 
 
thickness was approximately 0.5 μm. Following chemo-me-
chanical polishing, Al2O3 gate oxide approximately 30-nm 
thick was deposited by atomic layer deposition (ALD) at 250 
°C. Fig. 2(a) shows a MOSFET at this process step. 
The isopropanol suspension of MoS2 contained flakes with a 
thickness of 3‒6 nm and a lateral size of 1−2 µm. The suspen-
sion was spun onto the chips of step A at 2000 rpm for 20 s, 
followed by annealing at 300 °C for 1 h in argon. The spin-
coating process was repeated two and four times to obtain MoS2 
films with approximately 10- and 20-nm thicknesses, respec-
tively, as confirmed by atomic force microscopy. The atomic 
force microscopy confirmed also that the films were continuous 
despite a roughness of approximately 5 nm, which resulted in 
grainy contrast under the optical microscope as shown in Fig. 
2(b). The chip coated with 10-nm MoS2 served as a control; the 
chip coated with 20-nm MoS2 would undergo gate recessing. 
A two-mask photolithography process was used to define the 
active and contact regions of all 1500 MOSFETs on each chip. 
To define the active region, MoS2 was dry-etched by CHF3/O2 
whereas Al2O3 was wet-etched by buffered HF. Source and 
drain contacts were formed by electron-gun evaporated Ti and 
Al with thicknesses of 10 nm and 490 nm, respectively. Gate 
recessing was performed by dry etching with CHF3/O2 for 50 s 
using the source and drain contacts as self-aligned masks. 
III.  RESULT AND DISCUSSION 
Random sampling confirmed that, before gate recessing, 
nearly all 1500 MOSFETs fabricated on each chip had source-
drain conduction, whether the chip was coated with 10-nm or 
20-nm MoS2. However, whereas devices on 10-nm MoS2 ex-
hibited effective gate control, devices on 20-nm MoS2 exhibited 
no gate modulation up to a gate-source voltage of 10 V, pre-
sumably because the channel was too thick. Correspondingly, 
the total source-drain resistance was reduced from 28 ± 8 
MΩ·μm for devices on 10-nm MoS2 to 20 ± 10 MΩ·μm for de-
vices on 20-nm MoS2. (The reduction is less than 50% because 
the source-drain resistance is presently dominated by the con-
tact resistance.) Devices on 20-nm MoS2 exhibited effective 
gate control only with gate recess. However, the gate was over-
recessed and only 90 of the 1500 devices survived, with the 
yield dropping from 100% to approximately 6%. Visual inspec-
tion confirmed that only 167 devices had channel material left 
after gate recessing. Thus, although the present experiment 
demonstrated the benefit of gate recessing in improving gate 
control and reducing contact resistance, much process develop-
ment and control are needed. For example, gate recessing could 
be done with wet etching instead of dry etching to avoid dam-
aging the channel material. Historically, gate recessing has been 
the most critical process step for compound semiconductor de-
vices [9]. 
For the chip coated with 10-nm MoS2, Fig. 3(a) shows the 
transfer characteristics of a typical MOSFET. The drain current 
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Fig. 1. Cross-section schematic (not to scale) of a MoS2 MOSFET (a) 
before and (b) after gate recess. 
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Fig. 2. Micrographs of a MOSFET (a) before and (a) after spin-coating of 
10-nm-thick MoS2. 
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of approximately 0.15 μA/μm, the field-effect mobility of ap-
proximately 0.03 cm2/Vs, and the on/off current ratio of approx-
imately 12 are typical of MOSFETs fabricated on liquid-exfo-
liated MoS2 as listed in Table I. (The field-effect electron mo-
bility μFE is calculated according to μFE = gML/COXVDSW, where 
gM is the peak transconductance, L and W are the channel length 
and width, respectively, COX is the oxide capacitance, and VDS 
is the drain-source voltage.) However, the de-embedded (from 
large probe pad capacitances [12]) forward-current cutoff fre-
quency fT of approximately 38 MHz and the maximum oscilla-
tion frequency of fMAX of approximately 49 MHz (Fig. 4) are the 
first time to be reported for any MOSFET fabricated on liquid-
exfoliated MoS2. Although the fT and fMAX are far from the mi-
crowave range, they are already comparable or better than that 
of current-generation InGaZnO devices. Detailed analysis 
showed that presently fT and fMAX are mainly limited by large 
parasitic resistances associated with both the source contacts 
and the source-gate access region. These parasitic resistances 
also prevented the drain current from saturating below 3 V. 
These parasitic resistances may be reduced by a shorter source-
gate distance and a more optimum gate-recess profile. Never-
theless, Fig. 3(a) shows also that the gate leakage current is less 
than 1 nA/μm, which attests to the high-quality gate oxide af-
forded by the buried-gate configuration.  
For the chip coated with 20-nm MoS2, Fig. 3(b) shows that 
gate recess improves the on/off current ratio, but reduces the 
current capacity, presumably due to damage by dry etching. The 
inset shows that the on/off ratio of the 90 surviving devices is 
18 ± 12 with the maximum being 60. Correspondingly, the 
threshold is −9 V ± 6 V. The present large-scale fabrication al-
lows average characteristics to be reported, whereas others in 
Table I report best characteristics. 
 
IV. CONCLUSION 
For the first time, thousands of RF MOSFETs were batch-
fabricated on liquid-exfoliated MoS2 with nearly 100% yield. 
The large-scale fabrication allowed the average performance 
instead of the best performance to be reported. The DC perfor-
mance of these devices were typical of that of MOSFETs fabri-
cated on liquid-exfoliated MoS2, with drain current ~ 0.1 
μA/μm, electron mobility ~ 0.01 cm2/Vs, and on/off ratio ~ 10. 
However, the RF performance, on the order of 100 MHz, was 
reported for the first time. The RF performance was enabled by 
buried gates with low parasitic inductance and capacitance. Ad-
ditionally, to resolve the dilemma of thin vs. thick films, gate 
recess was introduced to MoS2 MOSFETs for the first time, 
which improved gate control and contact resistance. However, 
the present process is far from optimum for achieving the full 
potential of the material, which had been shown to result in or-
ders-of-magnitude higher mobility and on/off ratio with a sub-
strate gate. Therefore, with further process development and 
optimization, especially in reducing the parasitic resistances of 
the source contact and the source-gate access region, these in-
novations and results suggest that MoS2 MOSFETs may enable 
thin-film transistors to operate in the microwave range. 
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Fig. 3. (a) Transfer characteristics of a typical MOSFET fabricated on 10-
nm MoS2 without gate recess, and (b) drain characteristics of a typical 
MOSFET fabricated on 20-nm MoS2 with gate recess. Inset in (b) shows 
histograhm of on/off current ratio. 
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Fig. 4. De-embedded forward current gain cutoff frequency 𝑓𝑇 and 
maximum frequency of oscillation 𝑓𝑀𝐴𝑋 of a typical MOSFET fabricated on 
10-nm liquid-exforliated MoS2. 
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